Project

General

Profile

Actions
Copy link

Feature request #289

open

Implement SyncW/AsyncR DP-SC in RAM module

Added by François Cerbelle almost 2 years ago. Updated almost 2 years ago.

Status:
Résolu
Priority:
Normal
Assignee:
François Cerbelle
Target version:
0.1
Start date:
01/02/2023
Due date:
01/05/2023 (about 24 months late)
% Done:

100%

Estimated time:
1:00 h
Spent time:
8:05 h

Related issues 1 (1 open — 0 closed)

Blocks Feature request #290: Implement FIFORésoluFrançois Cerbelle01/06/202301/10/2023

Actions
Actions
Copy link
 #1

Updated by François Cerbelle almost 2 years ago

Actions
Copy link
 #2

Updated by François Cerbelle almost 2 years ago

  • Estimated time set to 1:00 h
Actions
Copy link
 #3

Updated by François Cerbelle almost 2 years ago

  • Tracker changed from Evolution to Feature request
Actions
Copy link
 #4

Updated by François Cerbelle almost 2 years ago

  • % Done changed from 0 to 70
Actions
Copy link
 #5

Updated by François Cerbelle almost 2 years ago

  • % Done changed from 70 to 80
Actions
Copy link
 #6

Updated by François Cerbelle almost 2 years ago

  • Status changed from Nouveau to Résolu
  • % Done changed from 80 to 100
Actions
Copy link
 #7

Updated by François Cerbelle almost 2 years ago

  • Due date set to 01/05/2023
Actions
Copy link
 #8

Updated by François Cerbelle almost 2 years ago

  • Subject changed from Implement dual-port/Dual-clock in RAM module for FIFO to Implement synchronous DP-DC in RAM module for FIFO
Actions
Copy link
 #9

Updated by François Cerbelle almost 2 years ago

Convert the Synchronous SP/SC RAM module in a true Synchronous DP/DC RAM module, write testbench, write documentation

Actions
Copy link
 #10

Updated by François Cerbelle almost 2 years ago

  • Subject changed from Implement synchronous DP-DC in RAM module for FIFO to Implement synchronous DP-SC in RAM module
  • Status changed from Résolu to En cours
  • % Done changed from 100 to 90
Actions
Copy link
 #11

Updated by François Cerbelle almost 2 years ago

  • Status changed from En cours to Résolu
  • % Done changed from 90 to 100
Actions
Copy link
 #12

Updated by François Cerbelle almost 2 years ago

  • Subject changed from Implement synchronous DP-SC in RAM module to Implement SyncW/AsyncR DP-SC in RAM module
Actions
Copy link
 #13

Updated by François Cerbelle almost 2 years ago

  • Status changed from Résolu to Fermé
Actions
Copy link
 #14

Updated by François Cerbelle almost 2 years ago

  • Status changed from Fermé to Résolu
Actions
Copy link

Also available in: Atom PDF