Hakeva

Feature request #290

Updated by François Cerbelle over 1 year ago

Implement single-clock, synchronous dual-port, dual-clock-synchronous FIFO based on the DP-DC BRAM. 
 Testbench 
 Documentation

Back