Project

General

Profile

Actions
Copy link

Anomalie #297

open

Make async reset safe regarding clock rises

Added by François Cerbelle over 1 year ago. Updated over 1 year ago.

Status:
Résolu
Priority:
Normal
Assignee:
François Cerbelle
Target version:
0.1
Start date:
01/11/2023
Due date:
01/11/2023 (about 16 months late)
% Done:

100%

Estimated time:
Spent time:
0:15 h

Description

see https://www.01signal.com/verilog-design/reset/synchronous-vs-asynchronous/

Actions
Copy link
 #1

Updated by François Cerbelle over 1 year ago

  • Status changed from Nouveau to Résolu
  • % Done changed from 0 to 100
Actions
Copy link
 #2

Updated by François Cerbelle over 1 year ago

  • Due date set to 01/11/2023
Actions
Copy link

Also available in: Atom PDF